

---

# Corso di Architettura dei Sistemi a Microprocessore

*Esercitazione con simulatori Motorola 68K e ARM*



**Luigi Coppolino**

# Contact info

---

Prof. Luigi Coppolino  
luigi.coppolino@uniparthenope.it

Università degli Studi di Napoli "Parthenope"  
Dipartimento di Ingegneria

Centro Direzionale di Napoli, Isola C4  
V Piano lato SUD - Stanza n. 512

Tel: +39-081-5476702  
Fax: +39-081-5476777




# References

---

- Textbook (chapter 2)
- Manuale Freescale  
([http://www.freescale.com/files/archives/doc/ref\\_manual/M68000PRM.pdf](http://www.freescale.com/files/archives/doc/ref_manual/M68000PRM.pdf))([http://www.freescale.com/files/dsp/doc/ref\\_manual/CFPRM.pdf](http://www.freescale.com/files/dsp/doc/ref_manual/CFPRM.pdf))
- Manuale ARM  
([http://infocenter.arm.com/help/topic/com.arm.doc.dui0204j/DUI0204J\\_rvct\\_assembler\\_guide.pdf](http://infocenter.arm.com/help/topic/com.arm.doc.dui0204j/DUI0204J_rvct_assembler_guide.pdf))
- Quick Guides:
  - ARM:  
[http://infocenter.arm.com/help/topic/com.arm.doc.qrc0001l/QRC0001\\_UAL.pdf](http://infocenter.arm.com/help/topic/com.arm.doc.qrc0001l/QRC0001_UAL.pdf)
  - Coldfire (m68000):  
<http://home.anadolu.edu.tr/~sgorgulu/micro2/2008/68KISx1.pdf>

# Linguaggio Assembly

- È funzionalmente equivalente al linguaggio macchina, ma usa “nomi” più intuitivi (mnemonics)
- Definisce l’Instruction Set Architecture (ISA) della macchina
- Un compilatore traduce un linguaggio di alto livello, che è indipendente dall’architettura, in linguaggio assembly, che è dipendente dall’architettura
- Un assembler traduce programmi in linguaggio assembly in codice binario eseguibile
- Nel caso di linguaggi compilati (es. C) il codice binario viene eseguito direttamente dalla macchina target
- Nel caso di linguaggi interpretati (es. Java) il bytecode viene interpretato dalla Java Virtual Machine, che è al livello Assembly language




# *Il linguaggio Assembly*

---

- È funzionalmente equivalente al linguaggio macchina, ma usa “nomi” più intuitivi (mnemonics)
- Definisce l’Instruction Set Architecture (ISA) della macchina
- Un compilatore traduce un linguaggio di alto livello, che è indipendente dall’architettura, in linguaggio assembly, che è dipendente dall’architettura
- Un assembler traduce programmi in linguaggio assembly in codice binario eseguibile
- Nel caso di linguaggi compilati (es. C) il codice binario viene eseguito direttamente dalla macchina target
- Nel caso di linguaggi interpretati (es. Java) il bytecode viene interpretato dalla Java Virtual Machine, che è al livello Assembly language

# Ciclo di sviluppo






# Programming with Motorola 68000


# Registers and memory organization

- Byte-addressable, 32-bit address space
- Big-endian addressing scheme
- Longword (32-bit), word (16-bit), and byte (8-bit) sizes for integer data (.L, .W, .B)
- Eight data registers, D0 to D7
- Eight address registers, A0 to A7, and register A7 is the stack pointer (SP)
- Status register (SR) with condition codes
- Program Counter (PC)





# Register Structure



# Easy68k Simulator

---


- EASy68K is an open source 68000 Structured Assembly Language IDE, GNU public licensed.

<http://www.easy68k.com/>

- Components:
  - Edit68K Editor/Assembler
  - Sim68K Simulator
  - EASyBIN binary editor

# Code editing

- Tool: Edit68K
- Create new source code or open existing source files (.x68,.s68,.m68,.l68)
- It is possible defining the Starting code template:  
Options-> Assembler Option
- The editor provides code coloring
- Support:
  - Help
  - Easy68k Quick Ref (pdf)
  - Summary Instruction Set 68000 (pdf)



# Formato codice sorgente

Una linea di codice sorgente Assembly è costituita da quattro campi:

➤ **LABEL**

- Stringa alfanumerica
- Definisce un nome simbolico per il corrispondente indirizzo

➤ **OPCODE**

- Codice mnemonico o pseudo-operatore
- Determina la generazione di un'istruzione in linguaggio macchina o la modifica del valore corrente del Program Location Counter

➤ **OPERANDS**

- Oggetti dell'azione specificata dall'OPCODE
- Variano a seconda dell'OPCODE e del modo di indirizzamento

➤ **COMMENTS**

- Testo arbitrario

```
*-----  
* Program Number: Final Project  
* Written by      : Alan Swanson  
* Date Created   : 1-29-05  
* Description    : Enter a string of no more than 80 characters  
*                 lower or upper case and convert to upper case  
*                 and scroll the string on the hardware display  
*-----  
START  ORG      $1000  
  
*Title Message  
                move.b  #14,d0          escape code to print a string  
                lea    (TitleMsg,PC),a1    point to address of message  
                trap   #15                print to screen
```

# Convenzioni

---

- Gli spazi bianchi tra i diversi campi fungono esclusivamente da separatori (vengono ignorati dall'assemblatore)
- Una linea che inizi con un asterisco (\*) è una linea di commento
- Nelle espressioni assembly, gli argomenti di tipo numerico si intendono espressi
  - In notazione decimale, se non diversamente specificato
  - In notazione esadecimale, se preceduti dal simbolo "\$"
  - In notazione binaria (0,1) se preceduti da %
- Nell'indicazione degli operandi, il simbolo "#" denota un indirizzamento immediato

# Program Location Counter (PLC)

---

- E' una variabile interna dell'assemblatore
- Punta alla locazione di memoria in cui andrà caricata l'istruzione assemblata
- Viene inizializzato dallo pseudo-operatore "origin" (ORG)
- Durante il processo di assemblaggio, il suo valore è aggiornato sia in funzione degli operatori, sia in funzione degli pseudo-operatori
- E' possibile, all'interno di un programma, fare riferimento al suo valore corrente, mediante il simbolo "\*"

# Assembled code

00001000 Starting Address

Assembler used: EASy68K Editor/Assembler v5.12.25

Created On: 02/04/2013 10:52:28

PLC	Content	Line	Label	Opcode	Operands	Comment
00000000		1	*	-----		
00000000		2	*	Program Number:	Final Project	
00000000		3	*	Written by	: Alan Swanson	
00000000		4	*	Date Created	: 1-29-05	
00000000		5	*	Description	: Enter a string of no more than 80 charaters	
00000000		6	*	lower or upper case and convert to upper case		
00000000		7	*	and scroll the string on the hardware display		
00000000		8	*	-----		
00001000		9	START	ORG	\$1000	
00001000		10				
00001000		11	*Title Message			
00001000	103C 000E	12		move.b	#14,d0	escape code to print a string
00001004	43FA 0433	13		lea	(TitleMsg,PC),a1	point to address of message
00001008	4E4F	14		trap	#15	print to screen



# Instruction format

---

- Un'istruzione si compone di:
  - un codice operativo (OPCODE)
  - zero, uno o più operandi

Tipi di operandi:

- operando costante
  - esplicito (immediato)
  - implicito (es. 0)
- operando memoria
- operando registro
  - esplicito (es. R1)
  - implicito (es. accumulatore)
- E' un **set di istruzioni ortogonali**: il metodo per specificare l'indirizzo dell'operando è indipendente dall'opcode



# Instruction format

---


Istruzioni a 0 operandi



Istruzioni a 1 operando



Istruzioni a 2 operandi



Istruzioni a 3 operandi



Le istruzioni possono essere tutte della stessa lunghezza in bit (codifica a lunghezza fissa) oppure possono essere di lunghezze differenti (codifica a lunghezza variabile)


# Instruction format

- Sono possibili diverse relazioni tra la lunghezza dell'istruzione e la lunghezza della parola del processore

## Codifica delle istruzioni a lunghezza fissa



## Codifica delle istruzioni a lunghezza variabile



# Formato delle istruzioni: MC68000

- istruzioni di lunghezza variabile da 1 a 5 parole da 16 bit
- la prima parola fornisce codice operativo, modo di indirizzamento e lunghezza dell'istruzione
- esistono differenti formati di codifica dell'opcode, di diversa lunghezza
- le parole successive contengono un operando immediato e/o un indirizzo di un operando memoria

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0



MOVE

- es. istruzione MOVE src,dst
  - [src] -> dst
  - src e dst possono essere operandi registro-registro, registro-memoria, memoria-registro o memoria-memoria
  - op = 00
  - size = 01 => byte size = 11 => word size = 10 => long
  - le word che cominciano con 0000 sono utilizzate per altre istruzioni
  - in definitiva 3/16 dello spazio dei codici operativi è usato da MOVE

# *Pseudo-operators*

---

## **ORG**

- Initialize the Program Location Counter (PLC)
  - Syntax: ORG \$HEXADDR

## **END**

- The end directive tells the assembler that the end of a program has been reached. The operand specifies the starting address of the program (e.g. a label START).
  - Syntax: END start\_address

# Pseudo-operators

## DS – Define Storage

- Increment the Program Location Counter (PLC) to reserve memory space for additional variables. The Define Storage directive reserves the specified amount of memory at the current location. DS is qualified by .B, .W, or .L and defaults to .W if no size is specified. Unlike DC, no data is stored in the reserved memory

```
Syntax: LABEL DS W N[IMSKIPS]
00001310          267 buffer1      ds.b   80      first string
00001360          268              ds.w   0
00001360          269 buffer2      ds.b   80      second string
000013B0          270              ds.w   0
```

## DC – Define Constant

- Initialize a variable value. The DC directive instructs the assembler to place the following values into memory at the current location. The 68000 microprocessor requires that word and long word numbers be stored in even memory addresses. The assembler will adjust the memory locations accordingly.

```
00001416          289 *Messages
00001416= 0D 0A 0D 0A 54 68 ... 290 UpMsg      dc.b   CR,LF,CR,LF,'The new uppercase string is ',CR,LF,0
00001439= 54 68 69 73 20 70 ... 291 TitleMsg   dc.b   'This program scrolls strings to the hardware device',CR,LF,CR,LF
00001470= 50 72 65 73 73 20 ... 292           dc.b   'Press the toggle switches to control the speed',CR,LF,CR,LF,0
000014A3= 45 6E 74 65 72 20 ... 293 PromptMsg  dc.b   'Enter a string lower or upper case 80 charaters max',CR,LF,0
```

## EQU

- Define an identity – Similar to defining a constant in C++

- Syntax: LABEL EQU VAL UE

```
00001310          264 *Constants
00001310 =0000000D      265 CR      equ   $0d      carriage return
00001310 =0000000A      266 LF      equ   $0a      line feed
```



# Instructions: CLR

## CLR Clear an operand

Operation: [destination]  $\leftarrow$  0

Syntax: CLR <ea>

Sample syntax: CLR (A4)+

Attributes: Size = byte, word, longword

Description: The destination is cleared — loaded with all zeros. The CLR instruction can't be used to clear an address register. You can use `SUBA.L A0, A0` to clear A0. Note that a side effect of CLR's implementation is a *read* from the specified effective address before the clear (i.e., write) operation is executed. Under certain circumstances this might cause a problem (e.g., with write-only memory).

Condition codes: X N Z V C  
- 0 1 0 0

Source operand addressing modes

Dn	An	{An}	{An}+	-(An)	(d,An)	{d,An,Xi}	ABS.W	ABS.L	(d,PC)	(d,PC,Xn)	imm
✓		✓	✓	✓	✓	✓	✓	✓			

# Instructions: MOVE

## MOVE Copy data from source to destination

Operation: [destination] ← [source]

Syntax: MOVE <ea>, <e>

Sample syntax: MOVE (A5), -(A2)  
 MOVE -(A5), (A2)+  
 MOVE #\$123, (A6)+  
 MOVE Temp1, Temp2

Attributes: Size = byte, word, longword

Description: Move the contents of the source to the destination location. The data is examined as it is moved and the condition codes set accordingly. Note that this is actually a *copy* command because the source is not affected by the move. The move instruction has the widest range of addressing modes of all the 68000's instructions.

Condition codes: X N Z V C  
 - \* \* 0 0

### Condition Code Register (CCR) values:

- U The state of the bit is undefined (i.e., its value cannot be predicted)
- The bit remains unchanged by the execution of the instruction
- \* The bit is set or cleared according to the outcome of the instruction.

#### Source operand addressing modes

Dn	An	{An}	{An}+	-(An)	(d,An)	{d,An,Xi}	ABS.W	ABS.L	(d,PC)	(d,PC,Xn)	imm
✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓

#### Destination operand addressing modes

Dn	An	{An}	{An}+	-(An)	(d,An)	{d,An,Xi}	ABS.W	ABS.L	(d,PC)	(d,PC,Xn)	imm
✓		✓	✓	✓	✓	✓	✓	✓			

# Instructions: LEA

## LEA Load effective address

Operation:  $[An] \leftarrow \langle ea \rangle$

Syntax: LEA  $\langle ea \rangle, An$

Sample syntax: LEA Table, A0  
LEA (Table, PC), A0  
LEA (-6, A0, DO.L), A6  
LEA (Table, PC, DO), A6

Attributes: Size = longword

Description: The effective address is computed and loaded into the specified address register. For example, LEA (-6, A0, DO.W), A1 calculates the sum of address register A0 plus data register DO.W sign-extended to 32 bits minus 6, and deposits the result in address register A1. The difference between the LEA and PEA instructions is that LEA calculates an effective address and puts it in an address register, while PEA calculates an effective address in the same way but pushes it on the stack.

Application: LEA is a very powerful instruction used to calculate an effective address. In particular, the use of LEA facilitates the writing of position independent code. For example, LEA (TABLE, PC), A0 calculates the effective address of 'TABLE' with respect to the PC and deposits it in A0.

```
LEA (Table, PC), A0    Compute address of Table with respect to PC
MOVE (A0), D1         Pick up the first item in the table
.                     Do something with this item
MOVE D1, (A0)         Put it back in the table
.
.
.
```

Table DS.B 100





# Instructions: BRANCH

## Bcc Branch on condition cc

Operation: If  $cc = 1$  THEN  $[PC] \leftarrow [PC] + d$

Syntax: Bcc <label>

Sample syntax  
BEQ Loop\_4  
BVC \*+8

Attributes: BEQ takes an 8-bit or a 16-bit offset (i.e., displacement).

Description: If the specified logical condition is met, program execution continues at location  $[PC] + \text{displacement}, d$ . The displacement is a two's complement value. The value in the PC corresponds to the current location plus two. The range of the branch is -126 to +128 bytes with an 8-bit offset, and -32K to +32K bytes with a 16-bit offset. A short branch to the next instruction is impossible, since the branch code 0 indicates a long branch with a 16-bit offset. The assembly language form  $BCC *+8$  means branch to the point eight bytes from the current PC if the carry bit is clear.

BCC	branch on carry clear	$\overline{C}$
BCS	branch on carry set	$C$
BEQ	branch on equal	$Z$
BGE	branch on greater than or equal	$N.V + \overline{N.V}$
BGT	branch on greater than	$N.V.\overline{Z} + \overline{N.V.Z}$
BHI	branch on higher than	$\overline{C.Z}$
BLE	branch on less than or equal	$Z + N.V + \overline{N.V}$
BLS	branch on lower than or same	$C + Z$
BLT	branch on less than	$N.V + \overline{N.V}$
BMI	branch on minus (i.e., negative)	$N$
BNE	branch on not equal	$\overline{Z}$
BPL	branch on plus (i.e., positive)	$\overline{N}$
BVC	branch on overflow clear	$\overline{V}$
BVS	branch on overflow set	$V$



# BRANCH

---

- Numbers can be interpreted as signed or unsigned:

The signed comparisons are:

BGE	branch on greater than or equal
BGT	branch on greater than
BLE	branch on lower than or equal
BLT	branch on less than

The unsigned comparisons are:

BHS	BCC	branch on higher than or same
BHI		branch on higher than
BLS		branch on lower than or same
BLO	BCS	branch on less than


E.g. #FF is higher than \$10 if values are unsigned ( $255 > 16$ ), but lower if signed (because signed #FF is -1)

Note that the Status Register contains the information used to verify the branch conditions which determine data representations

# BRANCH conditions

## Single bit

BCS branch on carry set	$C = 1$
BCC branch on carry clear	$C = 0$
BVS branch on overflow set	$V = 1$
BVC branch on overflow clear	$V = 0$
BEQ branch on equal (zero)	$Z = 1$
BNE branch on not equal	$Z = 0$
BMI branch on minus (i.e., negative)	$N = 1$
BPL branch on plus (i.e., positive)	$N = 0$



## Signed

BLT branch on less than (zero)	$N \oplus V = 1$
BGE branch on greater than or equal	$N \oplus V = 0$
BLE branch on less than or equal	$(N \oplus V) + Z = 1$
BGT branch on greater than	$(N \oplus V) + Z = 0$

$\oplus$ : XOR

## Unsigned

BLS branch on lower than or same	$C + Z = 1$
BHI branch on higher than	$C + Z = 0$

# Instructions: JUMP

## JMP Jump (unconditionally)

Operation:  $[PC] \leftarrow \text{destination}$

Syntax: `JMP <ea>`

Attributes: Unsized

Description: Program execution continues at the effective address specified by the instruction.

Application: Apart from a simple unconditional jump to an address fixed at compile time (i.e., `JMP label`), the `JMP` instruction is useful for the calculation of *dynamic* or *computed* jumps. For example, the instruction `JMP (A0, D0.L)` jumps to the location pointed at by the contents of address register A0, offset by the contents of data register D0. Note that `JMP` provides several addressing modes, while `BRA` provides a single addressing mode (i.e., PC relative).

Condition codes: X N Z V C

- - - - -

Source operand addressing modes

D11	An	(An)	(An)+	-(An)	(d,An)	(d,An,Xi)	ABS.W	ABS.L	(d,PC)	(d,PC,Xn)	imm
		✓			✓	✓	✓	✓	✓	✓	

# Instructions: CMP

---

## **CMP**      **Compare**

Operation:      [destination] - [source]

Syntax:          CMP <ea>, Dn

Sample syntax:    CMP (Test, A6, D3.W), D2

Attributes:      Size = byte, word, longword

Description:      Subtract the source operand from the destination operand and set the condition codes accordingly. The destination must be a data register. The destination is not modified by this instruction.

Condition codes: X   N   Z   V   C  
                     -   \*   \*   \*   \*



## Esercizio

*Sommare elementi di un vettore*

## *Scrivere, compilare ed eseguire il seguente codice*

```
ORG $1000
```

```
START
```

\* Put program code here

```
MOVE.B N,D0
```

```
MOVE.W #0,D1
```

```
MOVE.B #0,D3
```

```
LEA V,A0
```

```
loop
```

```
ADD.B (A0,D3),D1
```

```
ADD.B #1,D3
```

```
SUB.B #1,D0
```

```
BNE loop
```

```
SIMHALT ;halt simulator
```

```
ORG $2000
```

```
N DC.B 5
```

```
V DC.B 3,6,1,2,8
```

```
END START
```

# Istruzioni di Selezione (1/2)

---

## Linguaggio di alto livello:

```
if (espressione)
    istruzione
istruzione_successiva
```

## Linguaggio assembler (processore MC 68000):

```
        B(NOT condizione) labelA
        istruzione
        ...
labelA  istruzione_successiva
```

## Esempio:

```
if(D0==5)
    D1++;
D2=D0;
```

```
CMPI.L #5,D0
BNE  SKIP
ADDQ.L #1,D1
SKIP MOVE.L D0,D2
```

This approach is consequence of branching instruction mechanisms which require the interruption of program sequence

---



# Istruzioni di Selezione (2/2)

---

## Linguaggio di alto livello:

```
if (espressione)
    istruzione1
else istruzione2
istruzione_successiva
```

## Linguaggio assembler (processore MC 68000):

```
    B(NOT condizione) labelA
    istruzione1
    ...
    BRA labelB
labelA istruzione2
    ...
labelB istruzione_successiva
```

# Costrutti iterativi (1/2)

## Linguaggio di alto livello:

```
do
  istruzione
while (condizione == TRUE);
istruzione_successiva
```

## Linguaggio assembler (processore MC 68000):

```
labelA istruzione
...
Bcc labelA
istruzione_successiva
```

Esempio: calcola  $3^N$  ( $N > 0$ )

```
D0 = 1; D1 = 1;
do {
    D0 = D0 * 3;
    D1++;
} while (D1 <= N);
```

```
MOVE.B #N, D2
MOVE.B #1, D1
MOVE.W #1, D0
LOOP MULU.W #3, D0
ADDQ.B #1, D1
CMP.B D2, D1
BLE LOOP
```

# Costrutti iterativi (2/2)

## Linguaggio di alto livello:

```
while (condizione == TRUE)
```

```
    istruzione;
```

```
istruzione_successiva
```

## Linguaggio assembler (processore MC 68000):

```
    BRA labelB
```

```
labelA istruzione
```

```
    ...
```

```
labelB Bcc labelA
```

**Esempio: calcola  $3^N$  ( $N \geq 0$ )**

```
D0 = 1; D1 = 1;
while (D1 <= N) {
    D0 = D0 * 3;
    D1++;
};
```

```
MOVE.B #N, D2
      MOVE.B #1, D1
      MOVE.W #1, D0
BRA   TEST
LOOP  MULU.W #3, D0
      ADDQ.B #1, D1
TEST  CMP.B  D2, D1
      BLE   LOOP
```

## Cercare un carattere in una stringa

```
while
((trovato==false) &&
(s[i]!=0))
    if (s[i++]==c){
        trovato=true;
    }
}
if (trovato==false)
i=0;
```

# Cercare un carattere in una stringa

```
while ((trovato==false) && (s[i]!=0))
    if (s[i]==c){
        trovato=true;
    }
}
if (trovato==false) i=0;
```

```
LOOP
    CMP.B #1,D3
    BEQ  FINELOOP

    MOVE.B (A0)+,D2
    BEQ  FINELOOP ; se fine string => non trovato

    CMP.B D0,D2
    BNE  NONTROV
    MOVE #1,D3

NONTROV ADDQ.B #1,D1
        BRA  LOOP

FINELOOP
    CMP  #0,D3
    BNE  fine
    MOVE #0,D1

fine
```

## *Scrivere un programma che dato un vettore di $N$ numeri, conti il numero di elementi pari nel vettore*

---

```
conta = 0
```

```
for (i = 0; i < N, i++){  
    if (v[i]%2=0) conta++;  
}
```

## Scrivere un programma che dato un vettore di $N$ numeri, conti il numero di elementi pari nel vettore

```
conta = 0
```

```
for (i = 0; i < N, i++){  
    if (v[i]%2==0) conta++;  
}
```

```
MOVE.B N,D0  
MOVE.B #0,D1 ;contatore  
LEA V,A0
```

```
loop
```

```
MOVE.B (A0)+,D2  
AND.B #%00000001,D2  
BNE disp  
ADDQ.B #1,D1
```

```
disp ADD.B #-1,D0  
BGT loop
```

```
SIMHALT ; halt simulator
```

```
ORG $2000
```

```
N DC.B 5  
V DC.B 3,6,1,2,8
```

# Esercizi

---

- Scrivere un programma che data una stringa in memoria inverta la stringa ponendola in una seconda area di memoria





## Programming with Advanced risc machine (ARM)

# Registers and memory organization

---

- Byte addressable
- Half and full words (16 or 32 bits) can be organized as both big-endian and little-endian
- 7 operating modes (usr, fiq, irq, svc, abt, sys, und)
- 37 registers
  - 30 general purpose
  - 1 program counter (pc)
  - 1 current program status register (cpsr)
  - 5 saved program status registers (spsr)
- **Reduced Instruction Set Computers (RISC) have one-word instructions and require arithmetic operands to be in registers**
- A load/store architecture is used, meaning:
  - only Load and Store instructions are used to access memory operands
  - operands for arithmetic/logic instructions must be in registers, or one of them may be given explicitly in instruction word

# Operating modes

---


## The ARM has six operating modes:

- *User* (unprivileged mode under which most tasks run)
- *FIQ* (entered when a high priority (fast) interrupt is raised)
- *IRQ* (entered when a low priority (normal) interrupt is raised)
- *Supervisor* (entered on reset and when a Software Interrupt instruction is executed)
- *Abort* (used to handle memory access violations)
- *Undef* (used to handle undefined instructions)

## ARM Architecture Version 4 adds a seventh mode:

- *System* (privileged mode using the same registers as user mode)

# Registers



Register	Synonym	Special	Role in the procedure call standard
r15		PC	The Program Counter.
r14		LR	The Link Register.
r13		SP	The Stack Pointer.
r12		IP	The Intra-Procedure-call scratch register.
r11	v8		Variable-register 8.
r10	v7		Variable-register 7.
r9		v6 SB TR	Platform register. The meaning of this register is defined by the platform standard.
r8	v5		Variable-register 5.
r7	v4		Variable register 4.
r6	v3		Variable register 3.
r5	v2		Variable register 2.
r4	v1		Variable register 1.
r3	a4		Argument / scratch register 4.
r2	a3		Argument / scratch register 3.
r1	a2		Argument / result / scratch register 2.
r0	a1		Argument / result / scratch register 1.

# Register access


## Each mode can access

- a particular set of r0-r12 registers
- a particular r13 (the stack pointer) and r14 (link register)
- r15 (the program counter)
- cpsr (the current program status register)

## Privileged modes can access also to

- Spsr registers

## Program Status Register



### Interrupt Disable bits.

I = 1, disables the IRQ.

F = 1, disables the FIQ.


### T Bit (Architecture v4T only)

T = 0, Processor in ARM state

T = 1, Processor in Thumb state

## Example: Pre-indexed Load

- Indexed addressing: effective address of a memory operand is the sum of the contents of a base register  $R_n$  and a signed offset
- Offset: 12-bit immediate value or  $R_m$  value



LDR  $R_d$ , [ $R_n$ , #offset]  
performs  $R_d \leftarrow [[R_n] + \text{offset}]$


LDR  $R_d$ , [ $R_n$ ,  $R_m$ ]  
performs  $R_d \leftarrow [[R_n] + [R_m]]$

# ARM7TDMI Instruction Set\*

Mnemonic	Instruction	Action	See Section:
ADC	Add with carry	$Rd := Rn + Op2 + Carry$	4.5
ADD	Add	$Rd := Rn + Op2$	4.5
AND	AND	$Rd := Rn \text{ AND } Op2$	4.5
B	Branch	$R15 := \text{address}$	4.4
BIC	Bit Clear	$Rd := Rn \text{ AND NOT } Op2$	4.5
BL	Branch with Link	$R14 := R15, R15 := \text{address}$	4.4
BX	Branch and Exchange	$R15 := Rn,$ T bit := $Rn[0]$	4.3
CDP	Coprocessor Data Processing	(Coprocessor-specific)	4.14
CMN	Compare Negative	CPSR flags := $Rn + Op2$	4.5
CMP	Compare	CPSR flags := $Rn - Op2$	4.5
EOR	Exclusive OR	$Rd := (Rn \text{ AND NOT } Op2)$ OR ( $Op2 \text{ AND NOT } Rn$ )	4.5
LDC	Load coprocessor from memory	Coprocessor load	4.15
LDM	Load multiple registers	Stack manipulation (Pop)	4.11
LDR	Load register from memory	$Rd := (\text{address})$	4.9, 4.10
MCR	Move CPU register to coprocessor register	$cRn := rRn \{<op>cRm\}$	4.16
MLA	Multiply Accumulate	$Rd := (Rm * Rs) + Rn$	4.7, 4.8
MOV	Move register or constant	$Rd := Op2$	4.5
MRC	Move from coprocessor register to CPU register	$Rn := cRn \{<op>cRm\}$	4.16
MRS	Move PSR status/flags to register	$Rn := PSR$	4.6
MSR	Move register to PSR status/flags	$PSR := Rm$	4.6
MUL	Multiply	$Rd := Rm * Rs$	4.7, 4.8
MVN	Move negative register	$Rd := 0xFFFFFFFF \text{ EOR } Op2$	4.5
ORR	OR	$Rd := Rn \text{ OR } Op2$	4.5

Mnemonic	Instruction	Action	See Section:
RSB	Reverse Subtract	$Rd := Op2 - Rn$	4.5
RSC	Reverse Subtract with Carry	$Rd := Op2 - Rn - 1 + Carry$	4.5
SBC	Subtract with Carry	$Rd := Rn - Op2 - 1 + Carry$	4.5
STC	Store coprocessor register to memory	$\text{address} := CRn$	4.15
STM	Store Multiple	Stack manipulation (Push)	4.11
STR	Store register to memory	$\langle \text{address} \rangle := Rd$	4.9, 4.10
SUB	Subtract	$Rd := Rn - Op2$	4.5
SWI	Software Interrupt	OS call	4.13
SWP	Swap register with memory	$Rd := [Rn], [Rn] := Rm$	4.12
TEQ	Test bitwise equality	CPSR flags := $Rn \text{ EOR } Op2$	4.5
TST	Test bits	CPSR flags := $Rn \text{ AND } Op2$	4.5

**\*ARM 7TDMI Data Sheet –**  
Copyright Advanced RISC Machines Ltd  
(ARM) 1995



# ARMSim# simulator

---

- Simulates ARM7TDMI processor:
  - T=thumb instruction set, D=debug unit, M=MMU, I=trace circuit is inside the core (Embedded Trace Macrocel)
  - This is basic core and all core have TDMI
  - e.g. Cortex, M excepted, have ARM7 core
- Thumb instruction set: a compact 16-bit encoding for a subset of the ARM instruction set.


ARMSim# has been developed by members of the Department of Computer Science at the University of Victoria, in Victoria, British Columbia, Canada. It is distributed for free for academic use.

- <http://armsim.cs.uvic.ca/>
- Does not include code editor
- Provides plugin extensions e.g. for hardware simulation
- ARMSim# user guide (pdf) available





# EmbestBoardPlugin




# ARMSim#

---

- Prepare the code:
  - Use a text editor
  - Write your ARM7tdmi code
  - Save as “.s” file
- Execute ARMSim# (for Microsoft Windows OSs)
  - Open your “.s” file
  - Wait for program assembling
  - Check your program execution

# Simulation Run

- The **Step Into** button causes the simulator to execute the highlighted instruction and move to the next instruction in the program. If the highlighted instruction is a subroutine call (BL or BX instruction) then the next highlighted instruction will be the first instruction of the subroutine.
- The **Step Over** button causes the simulator to execute the highlighted instruction and move to the next instruction in the current subroutine. If the highlighted instruction is a subroutine call (BL or BX instruction) then the program is run until the subroutine returns. Thus, unless a breakpoint is encountered, the next highlighted instruction will be at the return point from the subroutine call.
- **Breakpoint:** double click on instruction line to set a breakpoint (red circle) (Code view)



The screenshot shows the ARMSim interface with the following assembly code:

```
Sample 01.s
00001000:E59F0010  ldr r0,=MyString
● 00001004:EF000002  swi 0x02
00001008:                MyString: .asciz "Hello There\n"
```

# Simulation Views

<b>Code View</b>	It displays the assembly language instructions of the program that is currently open. This view is always visible and cannot be closed.
<b>Registers View</b>	It displays the contents of the 16 general-purpose user registers available in the ARM processor, as well as the status of the Current Program Status Register (CPSR) and the condition code flags. The contents of the registers can be displayed in hexadecimal, unsigned decimal, or signed decimal formats. Additionally the contents of the Vector Floating Point Coprocessor (VFP) registers can be displayed. They include the overlapped Single Precision Registers (s0-s31) and the Double Precision Floating Point Registers (d0-d15).
<b>Output View: Console</b>	It displays any automatic success and error messages produced by the simulator.
<b>Output View: Stdin/Stdout/Stderr</b>	It displays any text printed to standard output, Stdout.
<b>Stack View</b>	It displays the contents of the system stack. In this view, the top word in the stack is highlighted.
<b>Watch View</b>	It displays the values of variables that the user has added to the watch list, that is, the list of variables that the user wishes to monitor during the execution of a program.
<b>Cache Views</b>	They display the contents of the L1 cache. This cache can consist of either a unified data and instruction cache, displayed in the <b>Unified Cache View</b> , or separate data and instruction caches, displayed in the <b>Data Cache</b> and <b>Instruction Cache Views</b> , respectively, depending on the cache properties selected by the user.
<b>Board Controls View</b>	It displays the user interfaces of any loaded plug-ins. If no plug-ins were loaded at application start, this view is disabled.
<b>Memory View</b>	It displays the contents of main memory, as 8-bit, 16-bit, or 32-bit words. There can be multiple memory views, each displaying a different region of memory.

Registers written during the last instruction appear red colored in the Register view window

# ARM Directives

---

- **AREA:** The AREA directive instructs the assembler to assemble a new code or data area. Areas are independent, named, indivisible chunks of code or data that are manipulated by the linker. (<http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0041c/CACGFDDDB.html>)
  - Example: The following example defines a read-only code area named Example.  

```
AREA Example,CODE,READONLY      ; An example code area.  
; code
```
- **ENTRY:** The ENTRY directive declares its offset in its containing AOF area to be the unique entry point to any program containing the area.
  - You must specify one and only one ENTRY directive for a program. If ENTRY does not exist, or if more than one ENTRY exists, a error message is generated at link time.
- **END:** The END directive informs the assembler that it has reached the end of a source file.
  - Every assembly language source file must end with END on a line by itself.

# ARM Directives

- **DCB:** The DCB directive allocates one or more bytes of memory, and defines the initial runtime contents of the memory. = is a synonym for DCB.
- **DCD:** The DCD directive allocates one or more words of memory, aligned on 4-byte boundaries, and defines the initial runtime contents of the memory. & is a synonym for DCD.
- **DCW:** The DCW directive allocates one or more halfwords of memory, aligned on 2-byte boundaries, and defines the initial runtime contents of the memory.
- **EQU:** The EQU directive gives a symbolic name to a numeric constant. \* is a synonym for EQU.
  - Example: num EQU 2 ; num is equivalent to 2
- **ALIGN:** By default, the ALIGN directive aligns the current location within the code to a word (4-byte) boundary. The current location is aligned to the next  $2^n$ -byte boundary.
  - Use ALIGN to ensure that your code is correctly aligned. As a general rule it is safer to use ALIGN frequently through your code.
  - Use ALIGN when data definition directives appear in code areas. When data definition directives (DCB, DCW, DCWU, DCDU and %) are used in code areas, the program counter does not necessarily point to a word boundary. When the assembler encounters the next instruction mnemonic it inserts up to 3 bytes, if required, to ensure that the instruction is: word aligned in ARM state; halfword aligned in Thumb state.

	AREA	Example, CODE, READONLY	
start	LDR	r6,=label1	
	DCB	1	; pc misaligned
	ALIGN		; ensures that label1 addresses
label1			; the following instruction.
	MOV r5,#0x5		

# GNU assembly (GAS) directives

---

GNU assembly (GAS) is the assembler used by the GNU Project. It uses C style directives, which are architecture independent. It represents a “generic” assembler

Directives are keywords beginning with a period.

For example:

- .asciz:

The .asciz directive accepts string literals as arguments. String literal are a sequence characters in double quotes. The string literals are assembled into consecutive memory locations. The assembler automatically inserts a null character (\0 character) after each string.

- Syntax: .asciz StringValue

- .equ:

Set the value of symbol equal to expression.

- Syntax: .equ SEG\_A,0x80

- ARMSim# accepts some of these directives
- Similar to pure ARM directives seen before



# Directive comparison

**Tabella A2.4** Direttive di assembler GAS, NIOS II, ColdFire, ARM e MASM

GAS	NIOS II	ColdFire	ARM	MASM
.org	.org	.org		ORG
.equ   =	.equ	.equ   =	EQU   =	EQU   =
.space .skip	.skip	.space ds.t	SPACE	Dt n DUP(v)
.byte	.byte	.byte dc.b	DCB	DB
.short .hword .word	.hword	.short dc.w	DCWa	DW
.long .int .word	.word	.long dc.l	DCDa	DD
.quad			DCQa	DQ
.ascii	.ascii	.ascii	DCB	
.asciz .string	.asciz	.asciz	DCB "s",0	
.data	.data	.data	AREA s DATA	.DATA
.text	.text	.text	AREA s CODE	.CODE
		entry	ENTRY	
		.textequ		TEXTEQU
.req			RN	
.title			TTL	TITLE
.end	.end		END	END e

*Legenda:*

- t suffisso del codice mnemonico: tipo (dimensione) di ciascun elemento ColdFire:  $t \in \{b,w,l\}$ ; MASM:  $t \in \{B,W,D,Q\}$ ;
- n numero di elementi;
- v valore iniziale di ogni elemento, "?" se dati non inizializzati;
- a suffisso del codice mnemonico: nessun allineamento se  $a = U$ , altrimenti  $a$ , assente e allineamento a indirizzo pari se DCW, multiplo di 4 se DCD o DCQ;
- s stringa di caratteri ASCII (nella direttiva AREA: nome del segmento);
- e etichetta (opzionale): indirizzo di inizio dell'esecuzione del programma.





## Esercizio

*Sommare elementi di un vettore*

```
.text
ENTRY:
main:
    ADR    r1, array
    SUB    r1,r1,#4
    LDR    r0, =N
    LDR    r0,[r0]
    MOV    r4, #0
loop:
```

```
    SUBS   r0, r0, #1    LDR
    r3, [r1,#4]!
    ADD    r4, r4, r3
    BNE    loop
    SWI    0x11
array: .word 1,2,3,4,5
N:     .word 5
    .end
```

## Cercare un carattere in una stringa

```
while !trovato
  if (s[i++]==c){
    trovato=true;
  }
}
if (!trovato) i=0;
```

## *Scrivere un programma che dato un vettore di $N$ numeri, conti il numero di elementi pari nel vettore*

---

```
conta = 0
```

```
for (i = 0; i < N, i++){  
    if (v[i]%2=0) conta++;  
}
```